

ALTERA® CYCLONE II™ FPGA MODULE

Quicgate User Guide



2300 McDermott #200-305
Plano, TX 75025
www.dallaslogic.com

Version 1.0- January 2007
©2007 by Dallas Logic Corporation. All rights reserved.

This document is the property of, and is maintained by Dallas Logic Corporation. Please post any questions, corrections, or suggestions to the Quicgate user forum located online at www.dallaslogic.com. Dallas Logic Corporation shall under no circumstances be liable for damages or related expenses resulting from the use of this document. Your use of this information indicates your understanding of, and agreement with the disclaimer located on the last page of this document.

Table of Revisions

Revision	Author	Date	Description
0.1	ET	07-27-06	Draft release of User Guide
1.0	ET	01-16-07	First release of User Guide

Table of Contents


Introduction	4
Quicgate Module Quick Start	6
Component Descriptions	7
Altera Cyclone II Device Resources and Performance	9
EPCS4 Serial Configuration Device	10
256K X 16 SRAM	10
4 Mbit Serial Flash	11
RS-232 Interface	11
JTAG and ASMI Programming Headers	11
Reset Circuit	11
FPGA User IO Bank Voltage	12
Indicator LED	12
Software and Hardware Setup	12
Quicgate Module Setup	12
Altera Software and FPGA Programmer	13
Quicgate FPGA Programming Instructions	14
5V Interfacing With Cyclone II	14
Quicgate Module Power	15
FPGA Reserved Pins – Quicgate Design	15
Cardstac Support – Quicgate Design	16
Altera Reference Documents	16
Quicgate Quartus II Starter Design	16
Quicgate Starter Design File Install	17
Quartus II Tutorial Instructions	17
Reference Design Schematic	18
Mechanical Dimensions	18
Ordering and Technical Help	19
Quicgate Ordering Information	19
Quicgate Module Technical Help	20
Warranty Information	20
Disclaimer	20

Introduction

Thank you for purchasing Dallas Logic's Quicgate FPGA module. The Quicgate was designed to allow implementation of general logic functions and/or Altera Nios II processor operation in a small form factor module. The module provides the following active devices to support a small, simple controller/FPGA platform:

- 256K X 16 SRAM
- EP1S4 FPGA serial loader (FPGA and Nios boot)
- 4 Mbit serial flash
- RS-232 transceiver (single channel)
- 25 MHz oscillator
- Reset and voltage monitor

Quicgate also supports the **cardstac** specification (master or slave full card), and can interface with other modules designed to that specification.



Quicgate Module

The Quicgate FPGA kit has everything you need to start designing with and evaluating the powerful features of Altera® Cyclone II™ FPGA devices. The 3.4 x 2.1 inch module provides all FPGA support circuitry, so you can just plug and go with your own project. The kit provides an Altera Byte Blaster II or USB Blaster FPGA programmer and a power supply. Individual Quicgate modules (no kit components)

are also available. Whether you just want to learn about FPGA design, or have a specific design implementation to complete, this evaluation module will jump-start the your own Cyclone II™ design efforts. Altera's Quartus II is a state of the art software tool that allows coding, compilation, and simulation of complex digital circuit designs in a programmable logic environment. Your Quicgate kit includes the following items:

- Quicgate module
- Wall mount type 3.3VDC/2A switching power supply (Asian/European plug option, depending on geographic location)
- Altera® ByteBlaster II or USB Blaster FPGA programmer



Byte Blaster Kit



USB Blaster Kit

Altera Quartus II web edition software must be downloaded from Altera's website. Although the Quicgate module will run by itself "out of the box", you will need access to a PC to view and explore the reference design files. The starter design that is pre-programmed on the Quicgate module does not include a Nios II processor instantiation. A reference design file for the Quicgate that includes a Nios II processor can be downloaded from www.dallaslogic.com. This Nios II project was written for Quartus II version 6.0 SP1, and may require some end user modification to support versions of Quartus II later than 6.0 SP1.

Altera's Quartus II software supports both Windows® and Linux operating systems, although the free "web edition" only supports Windows 2000™ or Windows XP™. Consult Altera's website at www.altera.com for specifics on operating system requirements.

A male to female DB25 "LPT printer port" cable will be required to connect Altera's ByteBlaster II programmer cable to your PC (The ByteBlaster can be plugged directly into a notebook PC's LPT port, but the connector cable is only 11.5 inches long). If an Altera "USB Blaster" is utilized, then a free USB port is required on your PC.

Note that Altera® and Cyclone II™ are registered trademarks of Altera Corporation. Windows® is a registered trademark of Microsoft Corporation.

Quicgate Module Quick Start

To quickly see your Quicgate module function, complete the following steps:

1. Locate your Quicgate module so as to not short any of the pins on the bottom of the PCB. Make sure to clean away any loose wire or solder from the Quicgate bench area.
2. Plug the external power-supply into a wall outlet. If outside the U.S., make sure you received the Asian/European model and have an appropriate plug adapter (supply input voltage is 230V AC, 50/60Hz in some areas overseas).
3. Connect the external power supply to J3 (0.65 mm DC jack). If a power supply was not ordered, then connect 3.3V to header pin J1-H1 and GND to header pin J1-H2.
4. Your Quicgate evaluation module will power-up and start flashing the LED devices. All module pins are also sequentially toggled using a counter instantiated in the Quartus II logic design.

All pin headers are placed on 0.1 inch spacing to allow the use of standard prototyping "perf-board" with the Quicgate.


WARNING!! Do not directly connect 5V devices to the Quicgate IO pins. See the section on 5V interfacing for proper connection methods.

Component Descriptions

Specific components of the Quicgate design are:

- Altera EP2C5 or EP2C8 Cyclone II FPGA, in –C8 speed grade.
- Separate programming ports (ASMI flash interface and JTAG interface).
- Reset and voltage monitor IC which provides 400mS reset pulse.
- Reset push-button switch.
- 110 input/output pins available.
- 3 discrete indicator LED (red, yellow, green).
- Clock oscillator (25 MHz).
- **cardstac** compatible design.
- EPCS4 (4Mbit) serial flash for FPGA configuration (and Nios II software).
- 256K x 16 bit (4Mbit) SRAM for Nios II program execution and dynamic data storage.
- One RS-232 interface.
- 4 Mbit serial flash for data storage.

Shown below is a silkscreen image of the Quicgate PCB. You can use this image to help locate device reference designators or pin numbers on the header connectors.



Altera Cyclone II Device Resources and Performance

The Quicgate module can be ordered with an Altera EP2C5 or EP2C8 Cyclone II FPGA in the 208 pin PQFP package (U5). Modules come with the –C8 speed grade device. The 208 pin devices provides the following programmable logic resources:

Device	Q208 Package IO Pins	Quicgate IO Pins	Logic Elements	PLL Devices/Global clock nets	M4K devices/RAM bits
EP2C5Q208	142	110 IO	4608	2 / 8	26 / 119808
EP2C8Q208	139	110 IO	8256	2 / 8	36 / 165888

Altera documents specify the following PLL and circuit operating frequencies:

Device	Minimum PLL Input Frequency	Maximum PLL output (to global clock net)	16 bit Counter (Max)	M4K Memory (Max)	1857 LE FFT Function (Max)
EP2C5-C8 EP2C8-C8	10 MHz	402.5 MHz	310 MHz	163 MHz	96 MHz
EP2C5-C7 EP2C8-C7	10 MHz	402.5 MHz	349 MHz	195 MHz	119 MHz
EP2C5-C6 EP2C8-C6	10 MHz	402.5 MHz	401 MHz	235 MHz	141 MHz

Even though the PLL components are specified equally in all device speed grades, maximum logic circuit speed does vary with selected device speed grade. Some useful performance benchmarks can be found on pages 5-15, 5-16 and 5-17 of the Cyclone II specification. The maximum operating frequency of a logic design is dependent on the number of logic levels and the specific logic fit/placement of the design to the device. Consult Altera's [Cyclone II Device Handbook](#) for detailed information on internal device timing and design speed estimation.

Some benchmark numbers for Altera's Nios II processor are also shown in the table below. These numbers are taken directly from Altera's "Nios II Performance Benchmarks" document (not from Quicgate design benchmarks). The Quicgate design uses two bus cycles to fetch a single instruction from the external 16 bit memory device. The DMIPS values shown below are for single cycle memory access

(not possible on Quicgate). Utilization of a sizable on-chip cache will greatly improve Quicgate Nios processor performance. Finally, note that the LE utilization for the Nios II does not include items such as a UART or timer. Both of these devices require approximately 150 LE each.

Device	Maximum Frequency Nios IIe	Maximum Frequency Nios IIf	LE utilization Nios IIe	LE utilization Nios IIf
EP2C5-C8 EP2C8-C8			542	1595
EP2C5-C7 EP2C8-C7			542	1595
EP2C5-C6 EP2C8-C6	159 MHz/ 22 DMIPS at 0 wait state	126 MHz / 105 DMIPS at 0 wait state	542	1595

EPCS4 Serial Configuration Device

The EPCS4 serial configuration device (U1) is used to load the FPGA hardware configuration data. The EPCS4 device is a 4 Mbit device and contains 4,194,304 bits of program space. The EP2C5 FPGA requires 1,265,792 bits (non-compressed) for its configuration load, which leaves 2,928,512 bits (366K bytes) for processor software images. The EP2C8 FPGA requires 1,983,536 bits (non-compressed) for its configuration load, which leaves 2,210,768 bits (276.3K bytes) for Nios processor software images. Cyclone II devices support compression of FPGA configuration loads. Compression will typically provide 35% - 50% reduction in space requirements of the configuration load. This can be implemented if more user space is required. Note that the size of the compressed FPGA load is not fixed, and will vary slightly from compile to compile. Therefore, it is recommended to use the dedicated 4Mbit serial flash for software images or user data if more space is required. The EPCS4 device supports byte or buffer moves of data, and also has software driver and interface support via Altera's SOPC builder.

256K X 16 SRAM

The 256K X 16 SRAM device (U100) is located on the bottom of the PCB. This device is primarily provided for Nios II or other CPU program and data storage. For Nios II processors (32 bit instruction), two SRAM access are required to fetch a single instruction. This is automatically handled by Nios dynamic bus sizing. The device is a Cypress CY7C1041CV33-15ZC (or equivalent), which is an asynchronous SRAM with an access time of 15 ns. **On the Quicgate design, the lower 17 address bits (A0-A16), and all 16 of the data bits (D0-D15) on the SRAM device are shared with the external Cardstac peripheral bus (header pins).** Address bit 17 (A17), and all of the SRAM control signals (BHE-, BLE-, CE-, WE-, and OE-) are on separate FPGA pins and not shared with external header pins. To disable the SRAM function and keep the SRAM device data bus tri-stated, simply keep the SRAM CE- or OE- pin high in your FPGA design.

4 Mbit Serial Flash

Device U7 is an AT26F004 4 Mbit serial flash IC. It can be used for general purpose non-volatile data storage. The capacity of the serial flash matches the SRAM. Therefore, the serial flash can be used to store software images, or can be used for other data.

RS-232 Interface

Although RS-232 interfaces are steadily being replaced by USB interfaces, an RS-232 interface is still very effective if a “low resource” data link is desired. The Quicgate PCB contains a RS-232 level driver (U2), and a UART device can be instantiated inside the FPGA (for use with a Nios CPU, or other logic designs). The RS-232 interface is provided on pin header J2. Pin 1 is TXD_OUT, pin 2 is NC, pin 3 is RXD_IN, and pin 4 is GND on the Quicgate design. The PCB silk-screen indicates the TXD, NC, RXD, and GND signal positions. A quick way to fabricate a DB9 -> 4 pin socket strip cable is to obtain a standard DB-9 RS-232 cable and cut one end off (make sure it's not the end that attaches to the PC). Then attach a female 4 pin socket to the end you cut off. On a PC DB9 connector, pin 2 is RX_DAT (into PC), pin 3 is TX_DAT (out of PC), and pin 5 is GND. So on a straight through cable (no RX/TX cross such as in a null modem cable) connect DB9 connector pin 2 to Quicgate J3 pin 1 and DB9 connector pin 3 to Quicgate J3 pin 3. Also connect the grounds (DB9 connector pin 5 to J3 pin 4). A loop-back of the control signals to the PC should not be required (depends on the PC RS-232 software driver). The proper part number to use for your RS-232 cable (female connector) is Digikey 609-1245-ND. The crimp pin part number for this connector is Digikey 609-1275-ND.

JTAG and ASMI Programming Headers

Two separate 10 pin programming headers are provided on the Quicgate module. One header is for the ASMI flash interface (J5) on the EPCS4/Cyclone II devices, and the other is for the Cyclone II JTAG port (J4). Two separate programming ports allows the Quicgate design to support Flash reads and writes at the same time the JTAG port is being used for operations like Altera SignalTap logic analyzer (Quartus II feature), or in-circuit debug. The ASMI port is used to program the FPGA flash image (.pof file) into the EPCS4 flash device. The JTAG port is used to program the SRAM image directly into the FPGA (.sof file). Note that pins 1 of both the JTAG (J4) and ASMI (J5) connectors are located towards the “top” of the PCB assembly (silkscreen dot indicates pin 1 on each connector). When plugging in the Byte Blaster II or USB Blaster programmer, the red wire identifies pin 1 and the ribbon connector should be plugged in with the red wire towards the “top” (towards the silkscreen dot) on both J4 and J5. See section “Quicgate FPGA Programming Instructions” for more details on ASMI and JTAG programming procedures.

Reset Circuit

The Quicgate module provides a TPS3802 voltage monitor (U6). This device has a reset input which can be driven by push-button SW1 or the FPGA conf_done signal (pin 3 of J5). The reset input of this device is active low and the device reset output drives the dedicated reset pin on the Cyclone II FPGA device. A Quartus II setting defines this Cyclone II FPGA pin to be either a dedicated chip wide reset or a user IO.

Even if the pin is defined as user IO, the signal can still be used to reset individual circuits within a given design.

The TPS3802 will provide a 400mS reset pulse after these events:

- Module power up (after voltage in range and FPGA devices configured)
- Grounding of J6, pin 3 (open drain FPGA conf_done signal)
- FPGA configuration (conf_done pulls high after loading complete).
- Press of SW1 push-button
- 3.3V power out of range

During FPGA initialization, the conf_done (open drain) pin from the FPGA asserts the MR- (manual reset) input pin of the TPS3802 and causes a reset- assertion to the FPGA. Once the FPGA has finished loading, conf_done will float high, and reset- will de-assert approximately 400ms after FPGA configuration has finished. Note that this reset signal is driven locally to the FPGA only and is not connected to a PCB pin header. The FPGA must drive reset on the external pin utilizing your design parameters.

FPGA User IO Bank Voltage

There are four separate IO banks on the EP2C5 and EP2C8 Cyclone II devices. On the Quicgate module, these four banks (1, 2, 3, and 4) are powered by 3.3V.

Indicator LED

The Quicgate module provides three general purpose LED outputs (red, yellow, green). Schematic page 11 shows the LED devices. The LEDs are connected to FPGA pin numbers 103, 104, and 160. The Quartus II starter design connects the LED devices to these pin numbers. The LEDs can be illuminated by driving these FPGA pins low.

Software and Hardware Setup

Quicgate Module Setup

Steps to setup and run your Quicgate module are:

1. Locate the PCB and module so as to not short any of the pins on the bottom of the PCB. Make sure to clean away any loose wire or solder from the Quicgate bench area.
2. Connect the ByteBlaster II or USB Blaster cable to J4 (JTAG) programming header.

3. Plug the external power-supply into a wall outlet. If outside the U.S., make sure you received the Asian/European model and have an appropriate plug adapter (supply input voltage is 230V AC, 50/60Hz in some areas overseas).
4. Connect the external 3.3V power supply to J3 (0.65mm DC jack). If a power supply was not ordered, then connect 3.3V to header pin J1-H1 and GND to header pin J1-H2.

The Quicgate module will run and start to flash the three LED devices.

Note that the Quicgate module can accept 3.3V input voltage via the 0.65mm DC jack (J3-center pin positive). It can also be powered by using pin H1 and pin H2 of J1. Pin H2 is a ground pin, and pin H1 is a 3.3V power pin. J1-H1 can be used to input power to the Quicgate, or if the DC JACK is attached to the Quicgate, then pin H1 can provide power to external circuits. Do not connect the DC JACK to the Quicgate if you have 3.3V attached to pin H1 from another power source. The current limit for pin H1 is 1 Amp, and this pin is fused with a 1.5A fuse. The Quicgate 3.3V power rail is designed to operate at 3.14 – 3.46V (3.3V +/-5%).

Pin A32 on the Quicgate is also a 3.3V power pin. This pin is “in parallel” to pin H1 and provides the exact same functionality (input power or provide power to external circuits).

Altera Software and FPGA Programmer

Your Quicgate kit comes with Altera’s FPGA programming cable. The Web edition Quartus II software should be downloaded and installed on your PC to provide FPGA compilation, and Nios II/SOPC support (Nios II/SOPC install is optional and requires extra disk space). Quartus II is used to compile your design files and Program the Cyclone II FPGA on the Quicgate module (via the FPGA programmer cable). Nios II/SOPC installation is required only to support implementation of Nios II processor designs. Quartus II 6.0 web edition for Windows requires Microsoft Windows 2000 or XP. You will be required to request a web edition license from Altera, even though the software is free of charge. Linux versions of Quartus II 6.0 require a full (paid) license.

Web edition Quartus II provides incredible design capability and fully supports the Cyclone II line of FPGA devices (web edition has limited compile functionality for Stratix and higher end FPGA devices). The web edition of Nios II/SOPC builder is a trial version and implements a “tether” limitation for Nios II processors. This means that a Nios II processor instantiated with trial software will quit functioning if disconnected from the Altera programmer. For learning or testing on the Quicgate module this is not a serious limitation, but to implement working Nios II designs for your own products, you will have to acquire a full Nios license.

The ByteBlaster II cable is connected to the LPT (printer) port of your Windows/Linux PC. The USB Blaster is connected to a USB port. For detailed information on Quartus II/Blaster installation, setup, and requirements access www.altera.com and reference their online documentation.

Quicgate FPGA Programming Instructions

The Quicgate FPGA device can be programmed at any time using the JTAG port (using a .sof file), or by the EPCS4 serial flash device at board power up. A non-volatile flash image is loaded into the EPCS4 device (using a .pof file) by the user via the ASMI port. The two possible methods for programming the Quicgate FPGA device are:

1. Use a .sof file and program the FPGA directly. To do this, connect the Byte-blaster to the JTAG port. Open the Altera programmer software and be sure “JTAG” Mode is selected. Next, click the “Auto Detect” button. Right click on the FPGA device that is listed and select “Change file”. This will allow you to select a .sof file and assign it to the listed device. Finally, click the “Start” button to program the FPGA device. This is a temporary load. If power is removed the FPGA must be re-programmed.
2. Use a .pof file and permanently flash a new load into the EPCS4 device via the ASMI interface. To do this, attach the Byte-blaster to the ASMI port. Open the Altera programmer software and change to “Active Serial Programming” Mode. Select “Add file” and browse to your project .pof file. Finally, make the desired programming selections (check mark) and press the “Start” button. This will store the FPGA load in the serial flash device. Cycle power on the Quicgate board to load the flash image into the FPGA device. Note that you cannot "auto-detect" on the ASMI port. **Important:** when the project file was compiled, you must have selected the EPCS4 as the target device and the mode as “Active Serial Programming”. Other selections such as “Generate compressed bit-streams” must also be assigned at this time. These selections are found under the “Assignments – Device” menus in Quartus II (click the “Device and Pin Options” button and select the “Configuration” tab).

5V Interfacing With Cyclone II

WARNING!! Do not directly connect 5V devices to the Quicgate IO pins. Read further for proper 5V connection methods.

Cyclone II FPGAs provide a separate IO and device core power structure. This flexible power structure supports multiple IO interface standards and “hot-socketing”. On the Quicgate module, the four FPGA IO power rails are tied to 3.3V. The main interfacing features that Cyclone II FPGAs devices provide are:

- Hot-Socketing—add and remove Cyclone II devices to and from a powered-up system without affecting the device or system operation
- Power-Up Sequence flexibility—Cyclone II devices can accommodate any possible power-up sequence
- Power-On Reset—Cyclone II devices maintain a reset state until voltage is within operating range

Cyclone II devices do not directly support 5V VIO and therefore special 5V interfacing techniques must be utilized. A major consideration for 5V IO pin operation are the voltage clamping diodes on the Cyclone II FPGA IO pins. These clamping diodes will cause 5V signals being driven to the FPGA to essentially be shorted to 3.3V via a clamping diode (resulting in the IO pin being held at approximately 4.1V). In this situation series resistors are required to limit the current flow out of the external 5V driving pin into the FPGA device pin. Another consideration is the V-high voltage of the Cyclone II IO pin that is driving to an external 5V level pin. For TTL type 5V devices, the drive voltage is sufficient (voltage above 2.4V). For 5V CMOS type devices, the drive voltage may not be sufficient to signal a high voltage level to the 5V device. Note that adding a pull-up resistor will not provide a higher voltage than the output voltage that is being driven by the Cyclone II IO pin. A level translator IC may be required for this case.

Make sure you **properly configure any 5V circuits** that are connected to the Quicgate module (add series resistors and check voltage high requirements). Improper connection of 5V circuits can **damage the Quicgate Cyclone II FPGA** or the external components that you are connecting to.

Quicgate Module Power

Quicgate 3.3V power pins H1/A32 are specified at **1 Amp each**, and each pin is protected by a separate 1.5 Amp fuse. The 3.3V power rail should operate in the range of 3.14V - 3.46V (3.3V +/-5%). Pin H1 is protected with fuse F100, pin A32 is protected with F102, and the 3.3V DC jack input J3 is protected with fuse F101. F101 is a 2.5A fuse. The Quicgate power supply (DC jack) can be used to supply 3.3V power to circuits external to the Quicgate module (via pin H1 and/or A32). If the opposite scenario is implemented, and power is to be supplied to the Quicgate module via the header pin H1 and/or A32 (3.3V), do not plug the external power supply into the DC jack (power applied by both pin H1/A32 and the DC jack at the same time). Make sure you do not exceed the current capability of the Quicgate module when connecting and powering external devices.

FPGA Reserved Pins – Quicgate Design

The Quicgate PCB design provides for use of both the EP2C5 and EP2C8 FPGA devices. This requires that four of the IO pins on the EP2C5 device be reserved for EP2C8 power connections (on the Quicgate PCB). These EP2C5 IO pins are connected to the VCCINT and GND power planes and should only be configured as tri-state for EP2C5 FPGA designs that are created for the Quicgate module. The Quartus II starter design has these pins reserved properly. These EP2C5 device pins are: 32, 36, 119 and 120.

Cardstac Support – Quicgate Design

The Quicgate was designed to support the Cardstac specification. The following seven header pins have 1.8K Ohm pull-up resistors attached:

Pin H3 (RST-), R103

Pin A2 (I2C_SCL), R122

Pin A3 (I2C_SDA), R121

Pin A5 (IRQ4B-), R120

Pin H28 (IRQ0A-), R102

Pin H30 (O2C_SDA), R101

Pin H31 (O2C_SCL), R100

These resistors can be removed if pull-ups are not required for your particular design. For more information on Cardstac, download the specification located at www.dallaslogic.com.

Altera Reference Documents

This User Manual is a guide to Quicgate module operation as well as a “quick start” guide for Quartus II operations. It is not intended to replace the standard set of Altera documentation that is necessary for detailed design of Cyclone II FPGA systems. All of Altera’s documentation is available online at www.altera.com.

Quicgate Quartus II Starter Design

Your Quicgate module comes with the Quicgate starter design stored in the EPCS4 flash device. After applying power to the module, the LED devices will illuminate, and the module IO pins will be toggled by a Quicgate counter circuit. All of the FPGA IO pins are defined making it an easy job to connect nets of your own logic circuits to external pins. To modify and add to the design, you will need to obtain the starter design Quartus II project archive (.qar file). This file is available for download from the Dallas Logic website. This file should be “de-archived” to a project folder located on your PC.

For the Quicgate starter design, Altera “mega-function” blocks were instantiated for logic circuit functionality, and then graphical representations of those blocks (.bdf files) were connected together using Altera’s graphic schematic editor. This creates the top-level graphical “.bdf” design file (hierarchical design) from which, it is very easy to analyze and interpret design intent. Quartus II supports VHDL,

Verilog, and AHDL (Altera HDL). Verilog and VHDL are more “mainstream” and both are standards in the design industry. AHDL is Altera’s own HDL syntax, and is very similar to ABEL. AHDL is very simple to use and is still very powerful. Verilog is the syntax that SOPC builder uses when generating Nios II design modules. You can use both the Altera megafunction blocks, or your own logic blocks that you code using an HDL. The graphical representations of these HDL blocks can also be added to the top-level design file.

Quicgate Starter Design File Install

The Quicgate starter design files are located on the Dallas Logic website on the Quicgate product page. Download the starter design .zip file to your machine and unzip the .qar file to an Altera project folder on your computer. Altera design archive files have the extension .qar, and contain all the necessary source files to rebuild the original project folder. You must boot Quartus II, and under the “Project” menu select the “Restore Archived Project” selection. You can then go into the restored project directory and open the “.qpf” project file. This file is the project file that contains the top-level block, and shows the schematic representation of the Quicgate starter design. The starter design that is pre-programmed on the Quicgate module does not include a Nios II processor instantiation. A reference design file for the Quicgate that includes a Nios II processor can be downloaded from www.dallaslogic.com. This Nios II file was written for Quartus II version 6.0, and may require some end user modification to support later versions of Quartus II.

Quartus II Tutorial Instructions

After installation of your Quartus II web edition software download, it is highly recommended that you go through the exercises contained in the Quartus II tutorial. The tutorial will help you to become comfortable with the QII 6.0 development environment.

Launching QII:

- Double click the Quartus II shortcut (icon) found on the desktop of your computer (or navigate to the Altera folder and double click the Quartus II program icon).
- Allow the computer to search the Altera site for updates. This will ensure that you have the latest copy of web edition.
- Under the Help menu on the top toolbar, select tutorial.
- At the top of the tutorial window push the Next button this will take you through tutorial basics and into the design sections.

Once you have completed the tutorial sections you will be ready to explore the Quicgate design.


The Quicgate design project can be opened from the “.qpf” file located in the Quicgate project directory. The Quicgate design top-level module (top.bdf) was created using Altera’s schematic editor. The schematic allows the user to create graphical block representations for sub-modules. These sub-modules can then be stitched together using “wires” for connectivity.

Reference Design Schematic

Quicgate schematic pages should be referenced for details on circuit design or when connecting devices to the supplied pin-headers. The schematic (.pdf file) pages are available for download from www.dallaslogic.com

Mechanical Dimensions

The mechanical dimensions for the Quicgate module are shown in the diagram below.



Ordering and Technical Help

Quicgate Ordering Information

Quicgate and related products can be ordered directly from our website at www.dallaslogic.com. Orders can be shipped to almost any destination in the world. Shipping costs can be obtained on the website before the order is finalized (submitted). Quicgate part numbers are shown in the table below:

Part Number	Altera FPGA/Loader Device	Description
QGA-F-2C5-8	EP2C5Q208C8/EPCS4SI8	Individual module (Cardstac full card configuration).
QGA-F-2C8-8	EP2C8Q208C8/EPCS4SI8	Individual module (Cardstac full card configuration).
QGA-F-2C5-8-KB	EP2C5Q208C8/EPCS4SI8	Kit including FPGA module, LPT port “Byte Blaster” programmer, and power supply.
QGA-F-2C8-8-KB	EP2C8Q208C8/EPCS4SI8	Kit including FPGA module, LPT port “Byte Blaster” programmer, and power supply.
QGA-F-2C5-8-KU	EP2C5Q208C8/EPCS4SI8	Kit including FPGA module, USB port “USB Blaster” programmer, and power supply.
QGA-F-2C8-8-KU	EP2C8Q208C8/EPCS4SI8	Kit including FPGA module, USB port “USB Blaster” programmer, and power supply.

Quicgate Module Technical Help

Being an “internet-centric” company, Dallas Logic provides manned 24hr email and web forum support. The best way to obtain help with problems is to post questions to our online support forum. We are prompt about replying, and there is also a good chance you will find your question has already been answered online in the forum. If you prefer email support, we can be reached at support@dallaslogic.com. We will generally reply within 24hrs of receiving an inquiry or request for help with problems that are related to the operation of your Quicgate module. Before contacting us with inquiries, please make sure you have:

1. Verified fuses (F100, F101, and F102 located on the bottom side of the PCB) and checked the 3.3V input level at header J1-H1 and/or J1-A32.
2. Removed any test circuits from connection to the Quicgate PCB and restored it to its original design state (remove any modifications and restore original circuits).
3. Re-programmed and tested your Quicgate module with the original reference design files.

For questions related specifically to Altera software tools or FPGA devices, we can sometimes be of assistance, but will generally refer you to the Altera online knowledge base or online support web pages.

Warranty Information

Your un-modified Quicgate assembly is guaranteed to be free of defects in material and workmanship for a period of ninety days from the date of purchase. If your Quicgate module stops working during the ninety-day period, and is in its original, un-modified state, first contact us at support@dallaslogic.com. If the problem cannot be resolved, you must return the PCB assembly and power supply, postage prepaid to Dallas Logic Corporation. All repairs and return ship will be made within 10 days of receipt of package. During the warranty period, Dallas Logic will, at its option, repair, replace, or refund the purchase price. Products that have been damaged or modified from their original design state are not covered by warranty. No warranty is implied with respect to the software or firmware files.

Disclaimer

Information in this document concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. Customers are advised to obtain the latest version of device specifications before relying on any published information. Dallas Logic Corporation DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DATA FILES, DEVICES, OR TECHNOLOGY described in this document. Dallas Logic Corp. also does not assume liability for intellectual property infringement related in any manner to use of information, devices, or technology described herein or otherwise. Dallas Logic Corp. makes no warranty of merchantability or fitness for any purpose and does not assume liability for damages incurred to property due to the use of this product or implementation of information or procedures listed in this document. Use of information or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.